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Abstract—Resistive random-access memory (ReRAM) is a
promising candidate for the next generation non-volatile memory
technology due to its simple read-write operation and high
storage density. However, its crossbar array structure causes a
server interference effect known as the “sneak path.” In this
paper, we address the sneak-path problem based on communi-
cation theory and coding theory, and design error correction
codes (ECCs) that can combat both the sneak-path interference
and the channel noise. The main challenge of the code design
for an ReRAM channel is that the channel is highly data-
dependent and correlated, and hence the conventional error
correction coding scheme will not be effective. We propose a
distributed data storage strategy, which assigns a codeword to
multiple independent arrays, and exploit a real-time channel
estimation mechanism to investigate the instant channel status
of the ReRAM channel. Since the coded bits from different
arrays experience independent channels, a “diversity” gain can be
obtained during decoding, and when the codeword is adequately
distributed, the code actually performs the same as that over
an uncorrelated and data-independent channel. By applying
decoding based on the scheme of treating-interference-as-noise
(TIN), the ReRAM channel is equivalent to a block-varying
channel, for which we propose both the capacity limit and code
design. The proposed code design is based on the state-of-the-
art sparse-graph coding and decoding theories, which enables
the ReRAM system to achieve the maximum storage efficiency
with a gap of less than 0.1 bit/cell from the capacity limit of the
ReRAM channel.
Index Terms—Resistive random-access memory channel, sneak
path, code design, distributed data storage strategy, data shaping
I. Introduction
Resistive random-access memory (ReRAM) is a non-
volatile memory technique that changes the resistance value
across a memristor to represent two states of the binary
user data: the High-Resistance State corresponding to logic 0
while the Low-Resistance State corresponding to logic 1. The
memristor cell is positioned on each row-column intersection
of a crossbar structure that facilitates the read-write operation
and also offers a huge density advantage for ReRAM systems
[1].
When a cell in a memristor array is read, voltage is applied
to the memristor cell, and the current flows through the
memristor and senses the resistance value. If the memristor
is detected with a High-Resistance State, the bit is decided to
be 0; if it is detected with a Low-Resistance State, the bit is
determined to be 1. A fundamental disadvantage of ReRAM
crossbar array is the sneak-path problem [2]. Sneak paths are
undesirable paths in parallel to the selected cell for reading.
The current goes through the sneak paths and degrades the
measured resistance value. Sneak paths are detrimental when
a cell with a High-Resistance State (logic 0) is read because
the resistance degradation may lead to an erroneous decision.
In the literature, several works [3]–[5] dealt with the sneak-
path problem using information and communication theo-
retical frameworks. Y. Cassuto et al. [3] studied maximum
storage efficiency, which is the capacity limit, when constraint
codes are employed to completely avoid sneak paths. This
method suffers from a high code rate loss, especially when the
array size is large. Y. Cassuto et al. proved that as the array
size approaches infinity, the storage information rate exactly
approaches 0 to achieve sneak-path free. To eliminate sneak
paths, a commonly used method is to introduce a cell selector
in series to each array cell. However, these selectors are also
prone to failure due to imperfections of memory fabrication
and maintenance, leading to the sneak-path reoccurrences [4]
[5]. Y. Ben-Hur [4] and Zehui et al. [5] considered ReRAM
systems with imperfect selectors which fails with a certain
probability. They built a probabilistic sneak-path model and
developed data detection schemes based on coding and signal
processing theories. A main challenge for coding and data
detection is that the readout signals for the memory cells
within a crossbar array are correlated due to the sneak paths,
and this correlation is data-dependent. Previous work [4]
developed single-cell data detection schemes that detect the
data for each memory cell independently based on its marginal
probability model. More sophisticated joint-cell data detection
schemes were developed in [5] by employing pilot cells.
However, the probabilistic model becomes too complex when
the array size is getting. No error correction code (ECC) was
employed in previous research works [4] [5].
Based on information theory, an efficient way to achieve
reliable data storage is to apply ECC to the data array. Such
a design should not be a straightforward extension of the
conventional ECC design for symbol-wise independent and
identically distributed (i.i.d.) channels. The code must over-
come the sneak-path interference and channel noise but also
be immune to the data dependency of the ReRAM channel.
In this paper, we propose a code design and efficient
encoding and decoding schemes for ReRAM channels. To deal
with data-dependency, we propose a distributed data storage
strategy where the bits in a codeword are stored into multiple
independent memristor arrays, and also exploit a real-time
channel estimation mechanism to sense the channel status for
each data pattern. Since the coded bits from different memris-
tor arrays experience independent channels, a “diversity” gain
is acquired during the decoding. In this way, we can actually
design the code over a data-independent and symbol-wise i.i.d.
channel. By further employing treating-interference-as-noise
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2(TIN) decoding, the ReRAM channel is equivalent to a block-
varying channel, based on which channel capacity and code
design are proposed. We also propose a coding and decoding
scheme with an outer irregular repeat-accumulate (IRA) code
being concatenated with an inner data shaper. We use the data
shaper to change the data distribution so as to achieve the
maximum information rate. A low-complexity joint message-
passing decoding of both the IRA code and the data shaper
is developed based on the state-of-the-art sparse-graph coding
theory. With an optimized ECC, our ReRAM system achieves
maximum storage efficiency with a gap of less than 0.1 bit/cell
from the ReRAM channel capacity.
The rest of this paper is organized as follows. In Section II,
we present the ReRAM channel and reveal its data-dependent
feature. The capacity bound and a distributed data storage
strategy are proposed in Section III. In Section IV, we propose
a code design for ReRAM channels and present both numerical
and simulation results. In Section V, we conclude this paper.
II. ReRAM Channel Model
Consider an m×n crossbar memristor array. The memristor
that lies at the intersection of row i and column j denotes
memory cell (i, j). Each array is available to store an m × n
binary data matrix X = [xi, j]m×n, where bit xi, j ∈ {0, 1} is
stored in memory cell (i, j), i ∈ {1, ...,m}, j ∈ {1, ..., n}. During
the writing process, each bit is written into the memory cell
by charging the resistance value of the memristor, i.e., for
logical “0” bit, the cell is charged with a high resistance of
R0, referred to as the High-Resistance State, and for logical
“1” bit, it is charged with a low resistance of R1, referred to
as the Low-Resistance State.
During the reading process, the data bit can be detected by
measuring the resistance value of the corresponding cell. If
it is in the High-Resistance State the bit is identified as 0;
if it is in the Low-Resistance State, the bit is identified as
1. However, due to the existence of sneak-path interference
and additive noise, this process is quite unreliable [3]–[5].
When cell (i, j) in a memristor array is read, voltage is
applied to the memristor to measure the resistance. A sneak
path is defined as a closed path that originates from and
returns to location (i, j) while traversing logical-1 cells through
alternating vertical and horizontal steps. An example is shown
in Fig. 1, where (3, 2) is a selected cell for reading and the
green line shows the desired path to measure the resistance.
However, (3, 2) → (3, 4) → (1, 4) → (1, 2) → (3, 2) forms a
sneak path (red line) in parallel of the selected cell (3, 2). Since
sneak paths always degrade the measured resistance value,
they actually benefit the data detection when a cell with a
Low-Resistance State (logic 1) is read. The detrimental effect
only occurs when a High-Resistance State cell (logic 0) is
read, making it more vulnerable to noise. In this paper, we
only consider the sneak path when a High-Resistance State
cell is read.
In actual memristor arrays, the most popular method to
mitigate sneak paths is introducing selectors. A selector is
an electrical device that allows current to flow only in one
direction across the cell. Since sneak paths inherently produce
1
2
3
4
1 2 3 4
1
0 1
1
0
0
01
11
0
0 0 1
0 0
1
2
3
4
1 2 3 4
(a) (b)
+
Fig. 1. (a) Example of a 4 × 4 memristor array. (b) Corresponding logical
values of memristor array. (3, 2) is a selected cell for reading. Voltage is
applied to memristor cell (3, 2) and green line is desired path for resistance
measuring. However, (3, 2) → (3, 4) → (1, 4) → (1, 2) → (3, 2) form a sneak
path (red line) in parallel of selected cell (3, 2) that degrades the measured
resistance value. Arrows show current flow directions. Note that the sneak
path produces a reverse current across cell (1, 4).
reverse currents in at least one of the cells along the parallel
path, placing a selector in a series to each array cell completely
eliminates sneak paths from the entire array. There are three
types of selectors: 1D1R [6], 1T1R [7], and 1S1R [8]. In
this paper we follow previous work [4], [5] and consider the
1D1R structure, even though our proposed approaches can
be extended to other types of selectors. Although selectors
effectively eliminate sneak paths, they are also prone to failure
due to the imperfections in the production or the maintenance
of memory. Following previous work [4], [5], we assume the
selectors in a memristor array fail i.i.d. with probability p f .
Moreover, we assume that once the selector fails it by no
means recovers, rather than assuming that the failure pattern
varies randomly during the read of each memory cell, as was
assumed in previous work [4], [5]. Although it may not affect
the detection performance significantly for uncoded ReRAM
systems, these two assumptions are essentially different for
coded ReRAM systems. The previous assumption [4], [5]
actually leads to a near i.i.d. model for the sneak-path event
of each cell. In our model, the sneak-path events for the cells
in the same array are highly correlated, which is much more
complicated for code design.
We define sneak-path event indicator ei, j for cell (i, j), which
is a Boolean variable with value ei, j = 1 if cell (i, j) is affected
by sneak paths, otherwise, ei, j = 0. According to the 1D1R
structure [4], [5] sneak-path events occur during the reading
of cell (i, j) that leads to ei, j = 1 if and only if the following
three conditions are met:
[Sneak-Path Condition:]
1) The cell (i, j) is in a High-Resistance State, i.e., xi, j = 0.
2) There exists at least one combination of k ∈ {1, ...,m}, ` ∈
{1, ..., n} that induces a sneak path, defined by
xi,` = xk,` = xk, j = 1. (1)
3) The selector at the diagonal cell (k, `) fails. Since a sneak
path produces a reverse current across cell (k, `), if the selector
at cell (k, `) works, no sneak path occurs.
The above Sneak-Path Condition definition limits the sneak
path to length of 3, i.e., traversing three cells. Moreover, we
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Fig. 2. PMFs of sneak-path rate within single memristor array simulated for
array size m×n = 64×64, 128×128 and input distribution with q = 0.25, 0.5.
Mean values of sneak-path rates for these four cases, illustrated by dashed
lines, are q = 0.06, 0.3888, 0.2216, and 0.8626, respectively.
follow previous work [5] and do not consider the superimposed
effect of multiple sneak paths. More sophisticated cases of
sneak paths were previously considered [4]. The principle of
our work can be extended to these cases.
Building on the Sneak-Path Condition, we define a
[ReRAM Channel:]
Let X = [xi, j]m×n be the stored data array and Y = [yi, j]m×n
be the corresponding readback signal for the memristor array.
Let R be the set of real numbers. An ReRAM channel is a
channel with input X ∈ {0, 1}m×n and output Y ∈ Rm×n:
yi, j =
( 1R0 + ei, jRs )−1 + ηi, j if xi, j = 0R1 + ηi, j if xi, j = 1 (2)
where Rs is the parasitic resistance value brought by sneak
paths, and ηi, j ∼ N(0, σ2), i = 1, ...,m, j = 1, ..., n, are i.i.d.
additive Gaussian noise with mean 0 and variance σ2.
The fundamental problem of the ReRAM channel is recov-
ering the stored data array X based on readback signal Y with
the presence of sneak-path interference [ei, j]m×n and Gaussian
noise [ηi, j]m×n. ReRAM channel {0, 1}m×n → Rm×n with input
and output size m × n consists of mn symbol-wise channels
with {0, 1} → R. Since sneak-path indicator ei, j of each reading
cell is related to the entire data array, these mn symbol-wise
channels are highly correlated.
The ReRAM channel is asymmetrical, whose channel status
is highly related to the channel input distribution. We define
the input distribution as i.i.d. Bernoulli (q), i.e., Pr(xi, j = 1) = q
and Pr(xi, j = 0) = 1 − q for i = 1, ...,m, j = 1, ..., n.
For a fixed input distribution, we investigate the fraction of
sneak-path affected cells in the memristor array and define the
sneak-path rate over the array as
∑m
i=1
∑n
j=1 ei, j
mn(1−q) . Its mean value is
derived as a function of q:
q
∆
= E
∑mi=1 ∑nj=1 ei, jmn(1 − q)
 (3)
= Pr(ei, j = 1|xi, j = 0)
= 1 −
m−1∑
u=0
n−1∑
v=0
(
m − 1
u
)(
n − 1
v
)
qu+v(1 − q)m−1−u+n−1−v
×(1 − p f q)uv. (4)
When m or n is large, (4) is difficult to calculate. However,
when p f q is small, using the Taylor expansion (1 − p f q)uv ≈
1 − uvp f q + α
(
uv
2
)
p2f q
2, we can approximately calculate (4):
q ≈ 1 −
m−1∑
u=0
n−1∑
v=0
(
m − 1
u
)(
n − 1
v
)
qu+v(1 − q)m−1−u+n−1−v
×
(
1 − uvp f q + α
(
uv
2
)
p2f q
2
)
(5)
= (m − 1)(n − 1)p f q3 − α
(
2q
(
m − 1
2
)(
n − 1
2
)
+(n − 1)
(
m − 1
2
)
+ (m − 1)
(
n − 1
2
))
p2f q
5 (6)
where α is a balance factor for the last term of the Taylor
expansion. Here a good setting for α is 0.8.
We define the probability mess function (PMF) of the sneak-
path rate as
F() = Pr
∑mi=1 ∑nj=1 ei, jmn(1 − q) = 
 . (7)
For a memristor array size of m × n = 64 × 64, 128 × 128
and input distribution with q = 0.25, 0.5, we simulated F()
in Fig. 2. We generated numerous input data arrays, computed
the sneak-path rate of each array, and obtained the statistical
PMF. In the simulation as well as the other numerical results of
this paper, we assume selectors fail i.i.d. with probability p f =
10−3. Fig. 2 shows that a larger q or a larger array size leads
to higher sneak-path rates, i.e., a worse channel. Therefore,
changing the channel input distribution by reducing parameter
q effectively reduces the sneak paths. The values of the sneak-
path rate are quite diverse for different input data patterns since
PMF spreads in a large range over the abscissa, which means
the channel status varies significantly for different input data
arrays. This is because the occurrence of sneak-path events
depends on the input data pattern. This creates a big challenge
for code design over ReRAM channels since the code cannot
be directly designed based on the average sneak-path rate of
q =
∑
 F().
III. Channel Capacity Limit and Distributed Data Storage
Strategy
In this section, we investigate the capacity limit of ReRAM
channels and propose a general coding framework. A sneak
path, which is as interference of the data message, is dependent
on the data message itself. By treating sneak-path interference
as noise, the ReRAM channel resembles a block-varying data-
independent channel. We investigate the capacity limit of a
ReRAM channel as well as the code design based on this
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block-varying channel equivalence. A distributed data storage
strategy and a real-time channel estimation mechanism are
proposed to deal with channel instability.
We first define a block-varying (, σ)-channel and show how
the ReRAM channel capacity is related to that of the block-
varying (, σ)-channel.
A. Block-Varying Channel Equivalence and Capacity Limit
To introduce the block-varying (, σ)-channel, we first de-
fine an (, σ)-channel. As illustrated in Fig. 3, an (, σ)-
channel is a concatenation of an i.i.d. asymmetrical discrete
channel and an i.i.d. additive Gaussian channel, and therefore,
it is also an i.i.d. channel without channel correlation. The
asymmetrical discrete channel is with binary-input X ∈ {0, 1}
and ternary-output from {R0,R′0,R1} with R′0 =
(
1
R0
+ 1Rs
)−1
,
and the transition property is described by Pr(R0|0) = 1 − ,
Pr(R′0|0) = , and Pr(R1|1) = 1. The additive Gaussian channel
is with noise distribution η ∼ N(0, σ2), whose output Y ∈ R
comes as the output of the (, σ)-channel.
For fixed input distribution Pr(X = 0) = 1−q, Pr(X = 1) = q,
the (, σ)-channel capacity is derived:
Cq(, σ) = I(X; Y)
= H(Y) − H(Y |X)
= H(Y) − qH(Y |X = 1) − (1 − q)H(Y |X = 0)
= −
∫ +∞
−∞
pY (y) log2 pY (y)dy − q log2
√
2pieσ2
+(1 − q)
∫ +∞
−∞
pY |X=0(y) log2 pY |X=0(y)dy
where
pY (y) = (1 − q)
(
φ(y,R′0) + (1 − )φ(y,R0)
)
+ qφ(y,R1)
pY |X=0(y) = φ(y,R′0) + (1 − )φ(y,R0)
φ(y,m) = 1/(
√
2piσ)e−
(y−m)2
2σ2 .
The (0, σ)- and (1, σ)-channels are asymmetrical binary-
input AWGN channels, which are two special cases of a (, σ)-
channel. Obviously, the (, σ)-channel capacity decreases as 
increases leading to Cq(1, σ) < Cq(, σ) < Cq(0, σ).
A T -block block-varying (, σ)-channel with parameters
 = (1, 2, ..., T ) varies from data block to data block, while
within the t-th data block, the channel is a symbol-wise i.i.d.
( t, σ)-channel, t = 1, 2, ...,T .
The ReRAM channel resembles the block-varying (, σ)-
channel. The data-dependency of the ReRAM channel where
it varies from data array to data array resembles the block-
varying property (the channel varies from block to block).
Channel parameter  t resembles the instant sneak-path rate:
 t = Pr(R′0|X = 0) =
∑m
i=1
∑n
j=1 ei, j
mn(1−q) . The main difference is that in
the ReRAM channel, the sneak-path occurrence is related to
the input data, while the block-varying (, σ)-channel is data-
independent. However, if we consider TIN decoding where
the decoder ignores this data-dependency, an ReRAM channel
is equivalent to a block-varying (, σ)-channel. The memory
block length M of the block-varying (, σ)-channel should be
identical to the data array size of the ReRAM channel, i.e.,
M = mn. The channel parameters  t, t = 1, 2, ...,T should be
i.i.d. generated based on PMF of F(), which is identical to the
sneak path rate PMF for the ReRAM channel. Therefore, the
capacity limit of the ReRAM channel with TIN decoding can
be approximated by the block-varying (, σ)-channel capacity.
In preparation to give the capacity limit, we define an (, σ)-
channel code:
Definition 1: An (, σ)-channel code is a code with rate
Cq(, σ) that achieves asymptotical error free decoding over
the i.i.d. (, σ)-channel under a certain decoding scheme as
the code length approaches infinity.
Consider a block-varying (, σ)-channel with memory block
size M. Parameter  has the PMF F() and mean value
q =
∑
 F(), as defined in (3). Since the channel varies
from block to block, we consider joint T -block encoding and
decoding. The code length is therefore MT . Let R be the
encoding rate, and then we have the following theorem:
Theorem 1: As T → ∞, the maximum achievable code rate
with joint T -block encoding and decoding, i.e., the capacity
limit of the block-varying (, σ)-channel, is
R = max
q
Cq(q, σ). (8)
Proof: We first show that for a fixed input distribution of
Bernoulli (q), Cq(q, σ) is achievable. Let x = (x1, ..., xT ) be
the joint T -block codeword, where t-th block xt = (xt1, ..., x
t
M)
experiences an ( t, σ)-channel, i.e., each symbol xtj, j =
1, ...,M, experiences an i.i.d. ( t, σ)-channel. We assume the
codeword is encoded in the way that the i-th bits, which are
located in different data blocks, i.e., (x1i , x
2
i , ..., x
T
i ), belong to
a codeword of a length-T (q, σ)-channel code. In this way,
the original length-MT ReRAM channel codeword x is a
vector that consists of M length-T (q, σ)-channel codewords.
This is possible because we can always split the uncoded
data vector into M equal-length sub-vectors and encode each
one independently using an (q, σ)-channel code. Since the
encoding rate of each (q, σ)-channel code is Cq(q, σ), the
overall ReRAM channel code rate is R = Cq(q, σ).
During the decoding, for each i = 1, ...,M, (x1i , x
2
i , ..., x
T
i )
is decoded based on its readback signal vector (y1i , y
2
i , ..., y
T
i ),
where yti is a channel observation of x
t
i. Since each coded bit
of xti experiences an (
t, σ)-channel, where  t, t = 1, 2, ...,T ,
are i.i.d. generated based on the PMF of F(), the overall
codeword experiences an (q, σ)-channel. Since (x1i , x
2
i , ..., x
T
i )
is an (q, σ)-channel codeword, the decoding error probability
approaches 0 as T → ∞ according to Definition 1.
On the other hand, we can prove that Cq(q, σ) cannot
be exceeded. Let capital letters X = (X1, ..., XT ) with Xt =
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Fig. 4. Coding and decoding system model for ReRAM channel with distributed data storage strategy.
(Xt1, ..., X
t
M) and Y = (Y
1, ...,YT ) with Yt = (Y t1, ...,Y
t
M) be
the random variables of the channel inputs and outputs. Let
E = (E1, ..., ET ) be the i.i.d. random channel parameters with
the same PMF of F() for each entry. The achievable channel
code rate over block-varying (, σ)-channel is upper bounded
by the following mutual information
R ≤ I(X
1, ..., XT ;Y1, ...,YT )
MT
≤ I(X
1, ..., XT ;Y1, ...,YT , E)
MT
=
I(X1, ..., XT ;Y1, ...,YT |E)
MT
(9)
=
H(Y1, ...,YT |E) − H(Y1, ...,YT |X1, ..., XT , E)
MT
≤
∑T
t=1
∑M
j=1 H(Y
t
j|Et) −
∑T
t=1
∑M
j=1 H(Y
t
j|Xtj, Et)
MT
(10)
= I(X11 ; Y
1
1 |E1)
=
∑

F()I(X11 ; Y
1
1 |)
≤ Cq(q, σ). (11)
Equation (9) is due to I(X1, ..., XT ; E) = 0. Inequality
(10) is due to facts H(Y1, ...,YT |E) ≤ ∑Tt=1 ∑Mj=1 H(Y tj|Et)
and H(Y1, ...,YT |X1, ..., XT , E) = ∑Tt=1 ∑Mj=1 H(Y tj|Xtj, Et) since
given E1, ..., ET , the channel is symbol-wise independent.
Inequality (11) is due to
∑
 F()Pr(Y11 |X11 , ) = Pr(Y11 |X11 , q),
and the mutual information is a concave function of the chan-
nel transition probability function, i.e.,
∑
 F()I(X11 ; Y
1
1 |) ≤
I(X11 ; Y
1
1 |q).
We obtain the theorem by maximizing Cq(q, σ) over q. 
Although we separately encoded the data vector using the
M (q, σ)-channel codes in the proof of Theorem 1, this is not
necessary in practice. It is more natural to jointly encode the
data vector using one code.
Based on our channel equivalence, maxq Cq(q, σ) is an
approximate capacity limit of the ReRAM channel with TIN
decoding.
Figure 5 illustrates Cq(q, σ) as a function of q for different
memristor array sizes m×n = 32×32, 64×64, 128×128, 256×
256 and different noise values σ = 30, 40, ..., 100. The resis-
tance parameters are fixed with R1 = 100 Ω,R0 = 1000 Ω,
and Rs = 250 Ω. Cq(q, σ) decreases as the data size increases
due to the increase of the sneak-path rate, i.e., the larger the
data array size the lower the average storage efficiency for
each cell. For a very low noise level of σ = 30, Cq(q, σ)
is maximized at about q = 0.5, and for σ > 30, Cq(q, σ) is
usually maximized when q < 0.5. The optimal value of q that
maximizes Cq(q, σ) decreases as the noise level increases.
This is because noise amplifies the detrimental effect of the
sneak paths while reducing q effectively reduces the sneak
paths.
B. Distributed Data Storage Strategy
To improve the data detection reliability, we apply coding
to the ReRAM channel. In this section, we propose a general
coding and decoding system model. We encode the data array
before writing and decode the data based on the readback
signals. Inspired by the joint-block coding scheme for block-
varying (, σ)-channel, we propose a distributed data storage
strategy that assigns a codeword to T memristor arrays and
adopt a real-time channel estimation mechanism to investigate
the channel status for each array. Since the coded bits in
different arrays experience independent channels, when T is
large, the overall sneak-path rate actually converges closely to
mean value q.
[Distributed Data Storage Strategy:] A coding and decoding
system model for ReRAM channel with a distributed data
storage strategy is illustrated in Fig. 4. Consider the processing
for data vector b = (b1, b2, ..., bNR), where N is the code
length and R is the code rate. b is encoded into codeword
x = (x1, x2, ..., xN) which is assigned to T memristor arrays.
We split it into T equal-length vectors, each of which is as-
signed to an independent memristor array. Here T is assumed
to be a factor of N. Without loss of generality, we assign
xt = (xt1, x
t
2, ...., x
t
N/T ) with x
t
i = x(t−1)N/T+i, i = 1, ...,N/T, t =
1, ...,T , to the t-th memristor array. Since each memristor array
is size m × n, mnT/N codewords can be stored by these T
memristor arrays, where mnT/N is assumed to be an integer.
Since the encoding rate is R, the storage efficiency is R bit/cell.
The distributed data storage strategy is not sensitive to the bit
locations of this assignment in the arrays.
[TIN Decoder:] By treating the sneak-path interference as
noise, the decoding actually becomes a block-varying (, σ)-
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Fig. 5. Cq(q, σ) as a function of q for ReRAM channel with R1 = 100 Ω,R0 = 1000 Ω,Rs = 250 Ω, and p f = 10−3.
channel decoding. Each codeword is decoded independently
based on its readback signal. Consider the decoding of code-
word x = (x1, ..., xT ) whose readback signal after the ReRAM
channel is y = (y1, ..., yT ). The TIN decoder treat the channel
created by the t-th memristor array as an i.i.d. ( t, σ)-channel
for t = 1, ...,T . Since  = (1, ..., T ) is unknown at the
decoder, we first estimate these channel parameters based
on y = (y1, ..., yT ) and obtain ˆ = (ˆ1, ..., ˆT ). With the
estimated channel parameters, the decoding is performed to
obtain estimated data bˆ.
A more sophisticated decoding scheme can be developed
by utilizing the channel correlation. However, this step is very
difficult in practice since this correlation is dependent on the
stored data array that is blind to the decoder. Previous work [4]
also followed this TIN strategy. Previous work [5] attempted to
use part of the channel correlation during detection. However,
the probabilistic model becomes too complex to be tracked
when the array size is large.
To explain the advantage of distributed data storage strategy
more explicitly, in Fig 6, we evaluate the PMF of the sneak-
path rate over one codeword that is stored in T memristor
arrays. We employ the array size and the code length with
N = m × n = 64 × 64 and 128 × 128. Since the coded bits
are distributed in T memristor arrays, the sneak-path rate as
well as its PMF are rewritten as
∑T
t=1
∑N/T
i=1 e
t
i/(mn(1− q)) and
FT () = Pr(
∑T
t=1
∑N/T
i=1 e
t
i/(mn(1 − q)) = ), where eti is the
sneak-path event indicator during the reading of the i-th bit
that belongs to the t-th array. For each case of m×n = 64×64
and 128 × 128 and the given input distribution with q = 0.25
and 0.5, as T increases, the sneak-path rate PMF shrinks closer
to mean value q and the channel becomes more stable. The
fundamental reason is that since the codeword is assigned to T
independent memristor arrays, the sneak-path rate is averaged
over the T arrays. Based on the central-limit theorem, as T →
∞, the sneak-path rate converges exactly to the mean value
with probability 1, and therefore, we can design a code based
on this mean value to guarantee error free decoding, which is
the main revelation of Theorem 1.
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Fig. 6. PMFs of sneak-path rate over one codeword distributed in T memristor arrays with T = 1, 2, 4, 8, 16. Code length and memristor array size is
m × n = 64 × 64 (left) and 128 × 128 (right).
IV. Code Design
In this section, we provide practical coding/decoding
scheme and code design for ReRAM channel and propose
a real-time maximum likelihood channel estimation, based on
which a message-passing decoding is performed. We utilize
the state-of-the-art sparse-graph code and message-passing
decoding theories to design the code, which is essentially
an (q, σ)-channel code design. A major difference between
(q, σ)-channel code and the classical ECC is that since the
former works over an asymmetrical channel, the coded data
should obey the desired distribution to approach the channel
capacity (Fig. 5). We propose a coding scheme, which is
a serial concatenation between a classical ECC and a data
shaper, where the later shapes the desired data distribution.
Numerical bit error rate (BER) simulations and performance
comparisons are given in this section for our proposed code
design.
A. Coding and Decoding Model
A system model for the proposed coding/decoding scheme
is illustrated in Fig. 7. The encoder includes an ECC encoder
and a data shaper. The ECC encoder encodes data vector b =
(b1, b2, ..., bNR) into codeword c = (c1, c2, ..., cN) whose entries
are uniformly distributed on {0, 1}. R is the encoding rate. The
data shaper reforms the data distribution into Bernoulli (q).
Its output is x = (x1, x2, ..., xN). Here the data shaper in our
system has rate-1, and therefore, the overall code rate is still
R.
The decoder involves a real-time channel estimator, ele-
mentary signal estimator (ESE), a de-shaper, and an ECC
decoder. Since the decoding is actually a block-varying (, σ)-
channel decoding, the channel estimator first estimates the
channel parameters  = (1, ..., T ) over the T memristor arrays
based on readback signal y = (y1, ..., yT ). Based on ˆ and y,
the ESE calculates a soft estimation {L(xti |yti, ˆ t)}, i.e., a log-
likelihood ratio (LLR), for each coded bit xti that is used as
the decoder input. The decoder consists of a de-shaper and
an ECC decoder, both of which use soft-in soft-out (SISO)
processings and perform iteratively to improve the decoding
reliability. This scheme is standard message-passing decoding.
Specifically, the de-shaper calculates soft LLR {Le(ci)} for each
ECC coded bit, based on which an ECC decoding refines the
estimation and feds back an updated LLR {La(ci)} to the de-
shaper for the next round of decoding iterations. After a fixed
maximum number of iterations, a hard decision is performed
at the ECC decoder to produce data estimation bˆ.
B. Data Shaper
The data shaper consists of a length-L repeater, a length-NL
bit interleaver pi, and an L-to-1 mapper (Fig. 8). The repeater
duplicates each ECC coded bit L times. The bit interleaver
permutes the repeater output to relocate the bits. The L-to-1
mapper maps every L bit to one, i.e., M : {0, 1}L → {0, 1}.
Therefore, the data shaper’s overall rate is 1. For the L-to-1
mapper, since there are 2L patterns for the mapping inputs, by
mapping i of them to 1 and 2L − i of them to 0, we obtain the
data output with a distribution of Bernoulli ( i2L ). By choosing
i = 1, 2, ..., 2L − 1, we achieve data distributions of Bernoulli
(q) with q = 12L ,
2
2L , ...,
2L−1
2L .
The data shaper’s interleaver is crucial in our scheme.
Rather than adopting random interleaving, we propose a struc-
tured interleaving scheme, as shown in the data shaper’s factor
graph in Fig. 8. Interleaver pi consists of L sub-interleavers
pii, i = 1, ..., L, each of which can be random. The data-
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shaping process can be described using a factor graph. Each
variable node is associated with an ECC coded bit, where
the i-th variable node is associated with ci. There are L
edges from a variable node to the interleavers corresponding
to the L repetitions of the ECC coded bit. Each mapping
node has L edges from the interleavers corresponding to the
L mapping input. The i-th mapping node is associated with
mapping output xi. By using our structured interleaver, the i-
th repetitions of the ECC coded bits enter a sub-interleaver pii
1 2 3
c c c
000
001
010
011
100
101
110
111
0
1
x
Fig. 9. 3-to-1 mapping for output data distribution Pr(x˜ = 0) = 34 , Pr(x˜ =
1) = 14 .
whose outputs are used as the i-th inputs of the mapping nodes.
By doing so, each ECC coded bit has exactly one repetition
that occupies the i-th input of a mapping node for i = 1, ..., L.
The advantage of employing this structured interleaver can
be explained using an example. Consider a data shaper with
an (L = 3)-repeater and a 3-to-1 mapper M(c˜1, c˜2, c˜3) = x˜
(Fig. 9). There are eight patterns for three binary inputs
c˜1, c˜2, c˜3, where only two of them, 110 and 111, are mapped to
1, and the other six are mapped to 0. If c˜1, c˜2, c˜3 are i.i.d. with
Pr(c˜i = 0)=Pr(c˜i = 1) = 12 , i = 1, 2, 3, the mapping can realize
output data distribution with Pr(x˜ = 0) = 34 , Pr(x˜ = 1) =
1
4 .
Next we address the de-mapping. Mapping output x˜ actually
contains a different quantity of information about the three
input bits c˜1, c˜2, c˜3. By formulating the mapping rule as
x˜ =M(c˜1, c˜2, c˜3) = c˜1 · c˜2, where · is a multiply operation, we
evaluate the mutual information between x˜ and each input bit
as I(x˜; c˜1) = I(x˜; c˜2) = 34 log2
4
3 and I(x˜; c˜3) = 0. Therefore, if
the de-mapper is sufficiently near-optimal, during de-mapping
we can obtain information about the first and second bits c˜1, c˜2.
Unfortunately, we can get no information about the third bit
c˜3 since x˜ does not contain any information about c˜3. In other
words, one-third of the bits are erased after de-mapping. If
random interleaving is employed, with probability 127 , all the
three repetitions of an ECC coded bit will be assigned as the
9third input of a mapping node and erased. In other words,
with probability 127 , an ECC coded bit will be erased after de-
shaping, which leads to a poor ECC decoding performance.
Our structured interleaving guarantees that all the ECC coded
bits can obtain a positive and statistically equal quantity of
information from the de-shaper to benefit the ECC decoding.
C. Channel Estimation and ESE
We propose a maximum likelihood channel estimation to
obtain parameters  = (1, ..., T ). Since the decoder as-
sumes the channel created by the t-th memristor array as
an i.i.d. ( t, σ)-channel, with the channel observation of yt =
(yt1, ..., y
t
N/T ), the log-likelihood function of 
t is written:
Λ( t; yt) = log
N/T∏
i=1
Pr
(
yti | t
)
(12)
=
N/T∑
i=1
log
[
(1 − q)
(
 tφ(yti,R
′
0) + (1 −  t)φ(yti,R0)
)
+qφ(yti,R1)
]
. (13)
Next we consider the approximation for (13). Let y¯ti =
arg minx∈{R0,R′0,R1} |yti− x| be the hard decision value of yti. Since
each term of (13) is in the form of log
∑
x∈{R0,R′0,R1} pxφ(y
t
i, x),
when the channel noise level is low, it is dominated by the
term of x = y¯ti. We apply
log
∑
x∈{R0,R′0,R1}
pxφ(yti, x) ≈ log
(
py¯tiφ(y
t
i, y¯
t
i)
)
= log py¯ti −
(yti − y¯ti)2
2σ2
− 1
2
log(2piσ2),
and have the following approximation:
Λ( t; yt) ≈ nR′0 log  t + nR0 log(1 −  t) −
N/T∑
i=1
(yti − y¯ti)2
2σ2
+c
where nx
∆
=
∑N/T
i=1 1{y¯ti = x} is the total number of y¯ti whose
hard decision is x and c is a constant term irrelevant to  t. By
maximizing Λ( t; yt) we obtain the estimation of  t:
ˆ t = arg max
 t
Λ( t; yt) ≈ nR
′
0
nR′0 + nR0
. (14)
ESE calculates an LLR for each coded bit of (x1, ..., xT )
based on the readback signal (y1, ..., yT ) and the estimated
channel parameters:
L(xti |yti, ˆ t) = log
Pr(yti |xti = 0, ˆ t)
Pr(yti |xti = 1, ˆ t)
(15)
= log
ˆ tφ(yti,R
′
0) + (1 − ˆ t)φ(yti,R0)
φ(yti,R1, σ
2)
(16)
for i = 1, ...,N/T, t = 1, ...,T .
To demonstrate the accuracy of the proposed channel es-
timation, in Fig. 10, we illustrated its means square error
(MSE). We obtain the MSE: E[(ˆ − )2] by simulation for
T = 1 and memristor array sizes m × n = 64 × 64, 128 × 128,
where  is the actual sneak-path occurrence rate, and ˆ is
the estimated value obtained by (14). In general, the MSE is

Fig. 10. MSE: E[(ˆ − )2] of our proposed channel estimation (solid lines)
and MSE: E[(q − )2] of the average channel parameter (dashed lines).
below 10−2 and improves as the channel noise level decreases.
For comparison, we also illustrated the MSE: E[(q − )2]
of the average channel parameter q, which is employed by
the decoder without channel estimation. Our proposed channel
estimation is much more accurate to predict the channel than
the average channel parameter, especially for large array size.
D. De-Shaper
The SISO de-shaper can also be realized by message-
passing processing over the factor graph shown in Fig. 8. Dur-
ing the de-shaping, each node performs as a local processor
and the edges pass LLR messages. The message passing on
the edges is bidirectional. The overall processing is performed
iteratively. In each iteration, each node in the factor graph acts
once. A mapping node performs de-mapping processing based
on the L priori LLRs from its neighboring variable nodes and
the LLR from ESE and outputs an extrinsic LLR for each
mapping input. The extrinsic LLR is used as an a priori LLR
for variable node processings. A variable node combines the
L priori LLRs from its neighboring mapping nodes and feeds
back an extrinsic LLR to each of its neighboring mapping
nodes. After a certain number of iterations the variable nodes
output a more reliable LLR for each ECC coded bit as the
de-shaper output.
1) Mapping Node Processing: A mapping node represents
a mapping constraint, i.e., the L edges on the left side
link to the L variable nodes that are the L mapping input
and the edge on the right side links to a mapping output.
Therefore, the i-th mapping node represents mapping con-
straint M(c′i,1, c′i,2, · · · , c′i,L) = xi, where c′i,1, c′i,2, · · · , c′i,L are
the mapping inputs and xi is the mapping output. Thus, the
edges from the left of a mapping node should pass the LLRs
for c′i,1, c
′
i,2, · · · , c′i,L and the edge from the right side should
pass LLR for xi.
Let L(xi) = log
Pr(yi |xi=0)
Pr(yi |xi=1) , be the LLR about xi, i = 1, ...,N,
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TABLE I
Code parameters for m × n = 64 × 64 and 128 × 128 ReRAM systems.
Parameters of IRA code involves its variable node degree distribution: {λi}
and combiner factor: a [9], [10].
Array size 64 × 64 128 × 128m × n
Data shaper
L = 4 L = 4
Mapping A Mapping B
q = 5/16 q = 3/16
IRA code (ECC)
λ3 = 0.567736 λ3 = 0.501564
λ50 = 0.432264 λ50 = 0.498436
Combiner: a = 6 Combiner: a = 4
Code rate R = 0.542824 R = 0.414735
maxq(Cq(q, σ = 100)) 0.660 0.494
obtained from the ESE. Let La(c′i, j) = log
Pr(c′i, j=0)
Pr(c′i, j=1)
be an a
priori LLR of c′i, j from a variable node. The i-th mapping
node calculates an extrinsic LLR for c′i,k, k = 1, 2, ..., L:
Le(c′i,k) = log
Pr(yi|c′i,k = 0)
Pr(yi|c′i,k = 1)
= log
∑
c′i, j, j,k Pr(yi|c′i,k = 0, c′i, j, j , k)
∏
j,k Pr(c′i, j)∑
c′i, j, j,k Pr(yi|c′i,k = 1, c′i, j, j , k)
∏
j,k Pr(c′i, j)
= log
∑
c′i,1,c
′
i,2,··· ,c′i,L (1 − c′i,k)Pr(yi|xi)
∏
j,k Pr(c′i, j)∑
c′i,1,c
′
i,2,··· ,c′i,L c
′
i,kPr(yi|xi)
∏
j,k Pr(c′i, j)
= log
∑
c′i,1,c
′
i,2,··· ,c′i,L (1 − c′i,k)e(1−xi)L(xi)+
∑
j,k(1−c′i, j)La(c′i, j)∑
c′i,1,c
′
i,2,··· ,c′i,L c
′
i,ke
(1−xi)L(xi)+∑ j,k(1−c′i, j)La(c′i, j)
where xi =M(c′i,1, c′i,2, · · · , c′i,L).
2) Variable Node Processing: Since a variable node is
associated with an ECC coded bit, i.e., the i-th node is
associated with ci, the edges connected to it should pass LLR
messages for the same bit, i.e., ci,1 = ci,2 = · · · = ci,L = ci,
where ci, j, j = 1, ..., L, are L repetitions of ci.
Consider the processing at the i-th variable node. Let La(ci)
be the priori LLR about ci from the ECC decoder and La(ci, j)
be the priori LLR about ci, j, j = 1, ..., L, from the neighboring
mapping nodes. Since ci,1 = ci,2 = · · · = ci,L = ci, the variable
node calculates an extrinsic LLR for each:
Le(ci,k) = La(ci) +
∑
j,k
La(ci,k). (17)
After a certain number of processing iterations, the variable
node outputs an extrinsic LLR about ci to the ECC decoder
Le(ci) =
L∑
k=1
La(ci,k). (18)
E. ECC Optimization and BER Simulations
The ECC must be optimized for the system to achieve
good decoding performance. In this section, we present some
ECC optimization results and BER simulations for practical
ReRAM systems. With our proposed ECC, we achieve max-
imum storage efficiency with a gap of less than 0.1 bit/cell
from the ReRAM channel capacity.
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Fig. 12. BER for IRA coded ReRAM channel (solid line) and block-varying
(, σ)-channel (labeled by ◦) with distributed data storage strategy where
channel parameters are set as m×n = 64×64, R1 = 100 Ω,R0 = 1000 Ω,Rs =
250 Ω, and p f = 10−3.
For the ECC, we adopt IRA code which is a type of
irregular low-density parity-check (LDPC) code that is verified
to approach the i.i.d. channel capacity with low encoding
and decoding complexity [9], [10]. We consider the code
design for two ReRAM systems with a memristor array
size of m × n = 64 × 64 and 128 × 128 both at a noise
level of σ = 100. We adopted the data shapers with a
(L = 4)-repeater and 4-to-1 mappers with Mappings A and
B (Fig. 11) for the two ReRAM systems. Mappings A and
B produce data distributions with q = 516 and q =
3
16 , which
theoretically achieve near the maximum storage efficiency for
the considered ReRAM systems (Fig. 5). Here the maximum
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Fig. 13. BER for IRA coded ReRAM channel (solid line) and block-varying
(, σ)-channel (labeled by ◦) with distributed data storage strategy where
channel parameters are set as m×n = 64×64, R1 = 100 Ω,R0 = 1000 Ω,Rs =
250 Ω, and p f = 10−3.
Fig. 14. BER comparison between IRA coded ReRAM channel with and
without channel estimation (CE), where memristor array size is m × n =
64 × 64, 128 × 128 and distributed data array number is T = 1, 16.
storage efficiencies for m × n = 64 × 64 and 128 × 128
ReRAM systems are maxq Cq(q, σ = 100) = 0.660 and 0.494
bit/cell, respectively. We optimize the IRA code for these two
cases over an i.i.d. (q, σ)-channel using a density evolution
method [11], which is widely used code optimization method
to optimize iterative decodable codes. The code parameters
for these two ReRAM systems are listed in TABLE I. Our
codes achieve R = 0.542824 and 0.414735 bit/cell, which are
close to the capacity bound with gaps of about 0.12 and 0.08
bit/cell.
 
Fig. 15. BER comparison between our proposed structured interleaving and
random interleaving over i.i.d. (q, σ)-channel.
In Figs. 12 and 13, we simulated the BER of the two
coded ReRAM systems in TABLE I with the distributed data
storage strategy over both ReRAM channels (solid lines) and
the equivalent block-varying (, σ)-channels (labeled by ◦).
Message-passing decoding were employed for both the de-
shaper and the ECC decoder with 100 iterations, where the de-
coding of IRA codes can be found [10]. For the m×n = 64×64
system, we employed code length N = 64 × 64 = 4096 and
for 128 × 128, we employed N = 128 × 128 = 16384. In both
figures, the BERs over the ReRAM channels are almost the
same as those over the block-varying (, σ)-channels verifying
the validation of the proposed channel equivalence. The BERs
improve as T increases and approach the decoding perfor-
mance over the i.i.d. (q, σ)-channel, which is the performance
limit for ReRAM channels as T → ∞. For comparison, we
also illustrated the BER performances of the same IRA codes
without data shaping (q = 1/2) over i.i.d. (q, σ)-channel. The
decoding performance deteriorates significantly due to the lack
of data shaping.
To emphasize the importance of the proposed real-time
channel estimation, in Fig. 14, we compared the BER between
the IRA-coded ReRAM channels with and without channel
estimation for memristor array sizes m×n = 64×64, 128×128
and distributed data array numbers T = 1, 16. We employed
the same code parameters listed in TABLE I for both cases. For
the IRA-coded ReRAM channel without channel estimation,
we employed the average channel parameter q for the decoder
and found that by employing the channel estimation, BER
improvement is obvious for each comparison pair.
Note that although the codes in TABLE I are designed
at σ = 100 for i.i.d. (q, σ)-channel, which means that
theoretically the code can be decoded without errors at σ =
100. However, the practical decoding performances shown
in Figs. 12 and 13 are much worse. This is because with
density evolution, the code is designed under an infinite code
12
length assumption, while in our simulations finite-length codes
were employed. In other words, the codes are asymptotically
decodable at σ = 100 as the code length approaches infinity.
For the same reason, the 128×128 ReRAM system achieved a
lower BER performance than the 64×64 system since a much
longer code is employed in the 128×128 system although the
codes in both systems were designed at the same noise level
of σ = 100.
In Fig. 15, we provide a BER comparison between our
proposed structured interleaving scheme and random inter-
leaving for the codes in TABLE I over the i.i.d. (q, σ)-
channel. For both codes, our proposed structured interleaving
scheme outperformed random interleaving. The BER curves
are steeper with structured interleaving than with random
interleaving. This verifies our analysis in Section IV-B. Note
that similar performance gain also exists in ReRAM channels,
which are the block-varying forms of the (q, σ)-channel.
V. Conclusion
We proposed a code design for ReRAM channels to deal
with both sneak-path interference and additive noise. Our
main challenge is that the channel is highly data-dependent
and correlated, and therefore, a conventional ECC fails to
be directly applied to ReRAM channels. We proposed a
distributed data storage strategy and a real-time channel es-
timation mechanism to deal with the channel instability. By
employing TIN decoding, the ReRAM channel is equivalent
to a block-varying channel without data-dependency, based
on which, we proposed the capacity limit as well as a code
design. To deal with the channel asymmetry, we proposed ECC
concatenating with a data shaping model, where data shaping
forms the desired data distribution to achieve the maximum
information rate. With an optimal ECC design, the ReRAM
system achieved maximum storage efficiency with a gap of
less than 0.1 bit/cell from the ReRAM channel capacity limit.
Since the decoding is based on the readout signals of T
arrays, the distributed data storage strategy inevitably leads to
a processing delay. When T is not large, this processing delay
is comparable to such existing sneak-path solutions as the
multistage reading technique [12], which needs three readings
and three writings for each cell (comparable to T = 6) and the
multipoint reading technique [13], which needs three readings
for each cell (comparable to T = 3). Compared with these
works [12] [13], our scheme does not need extra reading and
writing operations. One interesting future work is to improve
the system latency by code design. For example, we can design
a locally decodable ECC [14] which can recover the data with
high probability based on partial readout signals.
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